ECS165A Milestone 2 Overview

Haley Raizes, Brittany Bates, Jim McKerney, Nicholas Chen, Chris Bried


Objectives

- Disk Structure
- Bufferpool Design
- Eviction Policy
- Indexing
- Merge
- Performance
- Questions
- Demo

The Path to Durability

Milestone 1

Milestone 2




Volatile Memory

Non-Volatile Memory

Root table_directory.pkl base_page_16.bin Start Byte in File Table 1 Indirection Col indexes.pkl directory.pkl 8 BYTES 0 Page Range 1 O. Indirection 4096+0 Page Range 1 page_1.bin base page 16.bin page d.bin I. RID T 4096+1 8 BYTES ••• page Page 2. Scheme_encoding 4096+2 Range J base 2 8 BYTES 4096+3 3. Timestamp 8 BYTES tail_pages 3 Table J 4096+4 4. Base RID directory.pkl tail-page-d.bin tail_page_l.bin rail_page_3.bin 4096+5 5. Primary Key Page Range 1 4096+6 6. Data Col 1 page indexes.pkl 4096+7 7. Data Col 2 8 BYTES 51 4096+8 8. Data Col 3 indexes.pkl "page_directory = { "all_indexes = { page_directory.pkl "table_info" : {num_records : 87, ...}, page_airectory.pki O : {"base_page" = true, "page_range" = 0, "base_page" = 0, "page_index" = 0}, "column_1" : {...} ••• ۲" 2"


Disk Structure






Eviction Policy

- Synthesis of LRU and LFU policies
 - Among the least frequently used records, evict the least recently used
- Chose this method primarily for speed & simplicity
- Does not distinguish between privileged and unprivileged data







- Hash index
- Maps column values to list of RIDs
- Used for select and update
- Index created automatically for primary key
- Bufferpool frames are committed before index creation
- Index persisted as .pkl file



Merge - General Flow





*These times are based on 10 run averages using the provided __main__.py

Specs: 6 core Intel Core i7, 2.6 GHz, 256KB l2 cache per core, 12 MB L3 Cache, 16GB Memory

Optimizations & Performance



